## TITLE OF THE INVENTION

#### Low-Jitter Clock Distribution Circuit

5

CROSS REFERENCE TO RELATED APPLICATIONS

--None--

# STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

10

15

20

25

30

--Not Applicable--

#### BACKGROUND OF THE INVENTION

The present invention is related to the field of clock distribution circuits.

analog-to-digital converters (ADCs) supporting analog input frequencies, jitter on the sampling clock limits the signal-to-noise ratio (SNR) that can be achieved. In a typical ADC, the sampling clock is generated from an external or internal clock source and routed to a sampling switch forming part of the The clock distribution circuit typically includes a series of inverters that (a) route the clock to the sampling switch, and (b) provide sufficient drive required for the sampling switch. The power supply of the inverters in a clock distribution circuit can have significant noise, which produces jitter in the inverter's output signal. This jitter is a significant part of the total jitter appearing on the clock signal that ultimately drives the sampling switch.

Normally, inverters are designed with either layout considerations (area minimization) or drive considerations in mind. When layout considerations predominate, it is common to see the ratio of the widths of the two PMOS and NMOS devices that make up the inverter to be on the order of 1 (that is, Wp/Wn = 1). When drive considerations predominate, a ratio of 3 to 4 is more

Express Mail Number

EV044750339 4

common, which is substantially the inverse of the ratio of the majority carrier mobilities in the two devices. It is common to see device size ratios of 3 to 4 in the inverters used for clock distribution in ADCs and other analog integrated circuits.

Existing techniques to address the issue of noise-induced jitter include (a) reducing supply noise by using a low-inductance package, and (b) reducing switching noise that is coupled into the supply. Low-inductance packages have the undesirable drawback of higher cost. Furthermore, it can be difficult to reduce switching noise to the required degree. In all integrated circuits, there is always a power-noise trade-off, so reducing switching noise may mean that some other noise contribution is likely to increase.

It would be desirable to reduce the jitter in clocks such as used for sampling in ADCs without increasing other noise contributions and without requiring an unduly expensive package.

#### BRIEF SUMMARY OF THE INVENTION

In accordance with the present invention, a low-jitter clock distribution circuit is disclosed that does not require an unfavorable power-versus-noise tradeoff and does not rely on special packaging techniques. The clock distribution circuit is used in an integrated circuit having multiple ADCs.

The circuit includes a plurality of cascaded inverters, each inverter including an upper P-channel transistor connected to a lower N-channel transistor. Further, the ratio Wp/Wn of the widths of the P-channel and N-channel transistors in each inverter is equal to substantially the square root of the ratio Un/Up of the majority carrier mobilities of the N-channel and P-channel transistors determined by the semiconductor as fabrication It is shown that the square root relationship tends to process. minimize device transition time and therefore output jitter.

5

10

15

20

25

30

Other aspects, features, and advantages of the present invention will be apparent from the Detailed Description that follows.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The invention will be more fully understood by reference to the following Detailed Description of the invention in conjunction with the Drawing, of which:

Figure 1 is a block diagram of an integrated circuit having a low-jitter clock distribution circuit according to the present invention;

Figure 2 is a block diagram of the clock distribution circuit of Figure 1; and

Figures 3 and 4 are plots of simulation results for a clock distribution circuit of the type shown in Figure 2.

### DETAILED DESCRIPTION OF THE INVENTION

Figure 1 shows an integrated circuit 10 consisting of eight analog-to-digital converters (ADCs) 12, each of which accepts a single-ended or differential analog input signal ANx (x=1 to 8) and generates a corresponding multi-bit digital output signal DIx (x=1 to 8). The IC 10 includes a clock distribution circuit 14 that accepts an input sampling clock signal CLK and distributes copies of this clock signal to the ADCs 12 to operate sampling circuitry (not shown) therein.

As shown in Figure 2, the clock distribution circuit 14 consists of a tree of logic inverters 16. The tree has 8 terminal branches, one for each ADC 12. A first level of distribution has two main branches each with four inverters 16, a second level of distribution has four branches each with two inverters 16, and a third level of distribution has eight branches each with three inverters 16. As described in more detail below, the inverters 16

5

. 10

20

25

30

are designed in a manner tending to minimize the amount of jitter on the clock signal provided to each ADCs 12.

An approximate analysis for an inverter's jitter shows that jitter is proportional to transition time. If it is assumed that the power-supply (VDD) has a noise of Ns, and a given inverter's time constant is given by T, then:

Inverter transition time = K\*T (K is a constant ~3-4) Jitter at inverter output = Ns \* d(K\*T)/d(VDD) ~

10 Furthermore:

5

20

25

30

T = R\*C

where C is the capacitive load at the inverter output, and R is given by:

R = 1/(W/L \* Un \* Vgst \* Cox)

where Un is the electron mobility of NMOS, Vgst = VDD-Vt (threshold voltage of NMOS), and Cox is oxide capacitance.

Thus,

In the above expression, the value Ns/Vgst is the noise relative to DC level of the supply. Hence, jitter is proportional to the transition time T of the inverter. Because inverter delay is also proportional to transition time of inverter, jitter is proportional to inverter delay also. Therefore, the smaller the delay of an inverter chain, the lower the jitter.

The delay of an inverter chain is proportional to the sum (rise time Tr + fall time Tf), each of which can be further expressed as follows:

Tr = k\* C \* RnTf = k\* C \* Rp

where

Rn = Ln/(Wn \* Un \* Vgst \* Cox)

Rp = Lp/(Wp \* Up \* Vgst \* Cox)

C = Co \* (Wn + Wp)

5

20

25

If it is assumed that minimum-length transistors are used for highest speed, then Ln = Lp = Lmin = L.

Minimizing Tr + Tf with respect to Wn/Wp gives:
Optimum Wp/Wn = sqrt(Un/Up)

If Lp is not equal to Ln, then C = Co\*(Wn+Wp) + alpha\*Co\*(Wn\*Ln+Wp\*Lp), where alpha is a process parameter which will be different for different semiconductor fabrication process. In this case, minimizing Tr+Tf with respect to Wn/Wp gives:

Optimum Wp/Wn = sqrt(Un/Up\*Lp/Ln\*(alpha\*Ln + 1)/(alpha\*Lp +1))

Hereafter it is assumed that Lp=Ln for simplicity and because that is normally the case for above mentioned reason.

From the above, then, it is seen that the optimum ratio of widths of same-length P and N transistors in an inverter to minimize jitter is equal to the square root of the ratio of the respective majority carrier mobilities of the N and P transistors (Un/Up). When the lengths of the P and N transistors are different, then the optimum ratio of widths is equal to the square root of a more complex function of (Un/Up) that reflects the unequal lengths of the transistors.

Using the square root of (Un/Up) to size the P and N transistors can yield an improvement of up to 1 dB in signal to noise ratio over an inverter in which the P and N transistors are sized according to the direct ratio of Un/Up.

In one embodiment, a semiconductor manufacturing process results in a ratio of majority carrier mobilities Un/Up of 4, which is somewhat larger than in traditional semiconductor processes. This results in an optimized Wp/Wn of 2.

Figures 3 and 4 show simulation results of measured jitter versus PMOS-to-NMOS ratio for nominal (Figure 3) and weak (Figure 4) corners of this process, assuming a chain of 10 inverters and 2mV peak-to-peak noise on the supply. The vertical axis in both Figures 3 and 4 is in units of dB above the minimum. The results clearly show that jitter is minimized for Wp/Wn equal to 2, as predicted by the above analysis. For values of Wp/Wn much larger or smaller than 2, deviations from the theoretical prediction arise due to the assumption in the analysis that the P and N transistors are square-law devices. In fact, short-channel devices do not follow a square-law relationship. Nonetheless, the results are valid for ratios of Wp/Wn in the range of about 1.5 to about 3. It will be observed that when the value of Wp/Wn is varied by only a slight amount from the expected minimum (e.g., by +/- 0.5 from 2), the jitter is still quite small (e.g., less than about 0.2 dB), which might be acceptable in many applications.

It will be apparent to those skilled in the art that modifications to and variations of the disclosed methods and apparatus are possible without departing from the inventive concepts disclosed herein, and therefore the invention should not be viewed as limited except to the full scope and spirit of the appended claims.

-6-

5

10

15

20